

IN THE SPECIFICATION:

Please amend page 2, paragraph 2 as follows:

For example, Japanese Unexamined Patent Publication No. 7-74638, Japanese Unexamined Patent Publication No. 7-221642, Japanese Unexamined Patent Publication No. 6-53799, or Japanese Unexamined Patent Publication No. 11-220393 discloses a circuit which enables an analog switch to operate at a low voltage by making signal potential at the gate electrode (boosting signal potential at the gate electrode to voltage) higher than power supply potential (in the case of an n-channel MOS field effect transistor) and by making voltage between the gate and source of the n-channel MOS field effect transistor (~~n-MOS~~ NMOS transistor) large.

Please amend page 2, paragraph 3 as follows:

With these circuits, the voltage of the gate of an ~~n-MOS~~ NMOS transistor can be made higher than power supply voltage applied from the outside even if the power supply voltage is low. As a result, voltage between the gate and source of the ~~n-MOS~~ NMOS transistor can be made large and the ON-state resistance of the ~~n-MOS~~ NMOS transistor included in an analog switch can be reduced. Therefore, adding a comparatively simple circuit has enabled a circuit to operate at a high speed at a low voltage.

Please amend page 3, paragraph 1 as follows:

With the above conventional circuits, however, voltage between the gate and source of an ~~n-MOS~~ NMOS transistor included in an analog switch may exceed the breakdown voltage, depending on circuit constants and operating conditions. That is to

say, the improvement of the low-voltage characteristics of a circuit is restricted by the breakdown voltage of an ~~n~~-MOS NMOS transistor.

Please amend page 3, paragraph 2 as follows:

A circuit which Japanese Unexamined Patent Publication No. 6-140898 discloses is known as a device for reconciling the improvement of the low-voltage characteristics of an analog switch and restriction resulting from the breakdown voltage of an ~~n~~-MOS NMOS transistor.

Please amend page 3, paragraph 5 as follows:

In an analog switch circuit 2, an ~~n~~-MOS NMOS transistor NM1 and a ~~p~~-MOS PMOS transistor PM1 make up an analog switch section 100. Sources of the ~~n~~-MOS NMOS transistor NM1 and the ~~p~~-MOS PMOS transistor PM1 are connected to a signal line 10 where an analog input signal (its potential is V_i) is input. Their drains are connected to an output signal line 20. A gate of the ~~p~~-MOS PMOS transistor PM1 is connected to a signal line 40 for inputting a gate signal. A gate of the ~~n~~-MOS NMOS transistor NM1 is connected to a capacitive element C1 and a drain of an ~~n~~-MOS NMOS transistor NM13. One side of the capacitive element C1 is connected to the output side of an inverter 600 via a signal line 71. The input side of the inverter 600 is connected to a delay circuit 610 via a signal line 72. The delay circuit 610 is connected to a delay circuit 611 via a signal line 73. A gate signal is input to the delay circuit 611. A source of an ~~n~~-MOS NMOS transistor NM14 is connected to the drain of the ~~n~~-MOS NMOS transistor NM13. A source of the ~~n~~-MOS NMOS transistor NM13 is connected to ground (GND). A gate of the ~~n~~-MOS NMOS transistor NM13 is connected to the signal line 40 where a gate signal is input. A drain of the ~~n~~-MOS NMOS transistor NM14 is

connected to a source of an ~~n-MOS~~ NMOS transistor NM15. The source of the ~~n-MOS~~ NMOS transistor NM14 is connected to the drain of the ~~n-MOS~~ NMOS transistor NM13 and the gate of the ~~n-MOS~~ NMOS transistor NM1. A gate of the ~~n-MOS~~ NMOS transistor NM14 is connected to the signal line 73. A drain of an ~~n-MOS~~ NMOS transistor NM15 is connected to the signal line 10 where an analog input signal is input. The source of the ~~n-MOS~~ NMOS transistor NM15 is connected to the drain of the ~~n-MOS~~ NMOS transistor NM14. A gate of the ~~n-MOS~~ NMOS transistor NM15 is connected to a signal line 74 which connects with the signal line 40, to which a gate signal is input, via an inverter 601.

Please amend page 4, paragraph 2 as follows:

In the analog switch circuit 2, when the potential of the signal line 40 changes from the high level (H level) to the low level (L level) due to a gate signal input, the potential of the signal line 74 connected to the gate of the ~~n-MOS~~ NMOS transistor NM15 changes from the L level to the H level and the ~~n-MOS~~ NMOS transistor NM15 turns on. A change in the potential of the signal line 73 connected to the gate of the ~~n-MOS~~ NMOS transistor NM14 will be delayed by the delay circuit 611. As a result, the signal line 73 keeps the H level at the time when the signal line 74 connected to the gate of the ~~n-MOS~~ NMOS transistor NM15 changes to the H level. Therefore, the ~~n-MOS~~ NMOS transistors NM14 and NM15 are in the ON state at the same time and the potential of a signal line 31 is charged to the input potential V_i of an analog input signal (at this time the potential of the signal line 40 is at the L level, so the ~~n-MOS~~ NMOS transistor NM13 is in the OFF state).

Please amend page 5, paragraph 1 as follows:

After the potential of the signal line 31 is charged to the input potential V_i , the potential of the signal line 73 connected to the gate of the ~~n-MOS~~ NMOS transistor NM14 changes to the L level. This change in the potential of the signal line 73 will be delayed by the delay circuit 611. The ~~n-MOS~~ NMOS transistor NM14 turns off. Then the potential of the signal line 71 changes from the L level to the H level. This change will be delayed by the delay circuit 610 and inverter 600.

Please amend page 5, paragraph 2 as follows:

The amplitude of a signal on the signal line 71 equals power supply voltage VDD. When the potential of the signal line 71 changes from the L level to the H level, the ~~n~~ NMOS transistor NM13 is in the OFF state. The potential of the signal line 31 therefore is boosted from V_i by VDD to (V_i+VDD) .

Please amend page 5, paragraph 3 as follows:

As described above, the potential at the beginning of a voltage boost of the gate of the ~~n-MOS~~ NMOS transistor NM1 included in the analog switch section 100 in the analog switch circuit 2 is set to V_i , being the potential of input to the analog switch. The potential of the gate of the analog switch is boosted by the capacitive element C1 to about (V_i+VDD) . The potential of the source (or drain) of the ~~n-MOS~~ NMOS transistor NM1 is input potential V_i , so voltage between the gate and source of the ~~n-MOS~~ NMOS transistor NM1 included in the analog switch is about VDD. That is to say, voltage between the gate and source of the ~~n-MOS~~ NMOS transistor NM1 will not exceed power supply voltage.

Please amend page 6, paragraph 1 as follows:

This prevents voltage between the gate and source of the ~~n-MOS~~ NMOS transistor NM1 from exceeding the breakdown voltage. As a result, the improvement of low-voltage characteristics by a voltage boost and the observance of a restriction on breakdown voltage regardless of circuit constants or operating conditions have been reconciled.

Please amend page 6, paragraph 2 as follows:

With the conventional analog switch circuit 2, however, the ~~p-MOS~~ PMOS transistor PM1 is put into the ON state by changing the potential of the gate of the ~~p-MOS~~ PMOS transistor PM1 from the H level to the L level, the potential of the signal line 31 is charged to V_i , and then the potential of the signal line 31 is boosted to $(V_i + V_{DD})$. As a result, the time when the ~~n-MOS~~ NMOS transistor NM1 turns on will be delayed by time taken to charge the signal line 31 to V_i .

Please amend page 6, paragraph 4 as follows:

As described above, in the analog switch circuit 2, the potential of the signal line 31 rises from V_i by V_{DD} to $(V_i + V_{DD})$ when the potential of the signal line 71 changes from the L level to the H level. However, only if the capacitance of the capacitive element C1 is sufficiently greater than the parasitic capacitance of the signal line 31, the potential of the signal line 31 will rise by nearly V_{DD} . It is assumed that the capacitance of the gate of the ~~n-MOS~~ NMOS transistor NM1 is 0.2 pF, that the capacitance of the capacitive element C1 is 1.8 pF (nine times the capacitance of the gate of the ~~n-MOS~~ NMOS transistor NM1), and that junction capacitance in the ~~n-MOS~~ NMOS transistors NM13 and NM14 is negligible. If the amplitude of a signal on the signal line 71 is 3 V (V_{DD}), then the potential of the signal line 31 will rise by 2.7 V $((9/10) \times V_{DD})$. In the

analog switch circuit 2, the capacitive element C1 the capacitance of which is sufficiently greater than that of the gate of the ~~n-MOS~~ NMOS transistor NM1 must be charged to V_i by the ~~n-MOS~~ NMOS transistors NM14 and NM15. Therefore, if the width (W) of the gates of the ~~n-MOS~~ NMOS transistors NM14 and NM15 is small, it will take much time to charge the signal line 31 to V_i .

Please amend page 7, paragraph 1 as follows:

The second factor is the capacitance of a load on the signal line 20, being output from the analog switch section 100. If the capacitance of a load on output from the analog switch is great, usually the size of the ~~n-MOS~~ NMOS transistor NM1 and ~~p-MOS~~ PMOS transistor PM1 is designed to become large. It is assumed that the ratio of the capacitance of the gate of the ~~n-MOS~~ NMOS transistor NM1 to the capacitance of a load on output from the analog switch is about one to ten. If the numeric value used in the above consideration is applied, the capacitance of a load on output from the analog switch is 2.0 pF (because the capacitance of the gate of the ~~n-MOS~~ NMOS transistor NM1 is 0.2 pF). If the width of the gates of the ~~n-MOS~~ NMOS transistors NM14 and NM15 in the analog switch circuit 2 is small, it will take much time to charge the signal line 31 to V_i . If the width of the gates of the ~~n-MOS~~ NMOS transistors NM14 and NM15 is designed to become sufficiently large, input capacitance will be at least the sum of 2.0 pF, being the capacitance of a load on output from the analog switch, and 1.8 pF, being the capacitance of the capacitive element C1. That is to say, at a minimum, input capacitance will roughly double, resulting in longer delay time.

Please amend page 10, paragraph 4 as follows:

An analog switch circuit 1 comprises an analog switch section 100 for turning on and off the switch according to a gate signal input and sampling and outputting an analog input signal input, a comparator circuit 200 for comparing the input potential V_i of an analog input signal and the reference potential of a reference signal, a voltage boost circuit 300 for boosting the potential of a gate of an ~~n-MOS~~ NMOS transistor NM1, a level conversion circuit 400, and an inverter 500 for inverting a gate signal.

Please amend page 10, paragraph 6 as follows:

The analog switch section 100 includes the ~~n-MOS~~ NMOS transistor NM1 and a ~~p-MOS~~ PMOS transistor PM1, to sources of which an analog input signal is input from a signal line 10 and from drains of which an analog output signal is output to a signal line 20. The sources of the ~~n-MOS~~ NMOS transistor NM1 and ~~p-MOS~~ PMOS transistor PM1 are connected and the drains of the ~~n-MOS~~ NMOS transistor NM1 and ~~p-MOS~~ PMOS transistor PM1 are connected. As a result, the ~~n-MOS~~ NMOS transistor NM1 and ~~p-MOS~~ PMOS transistor PM1 are connected in parallel. Output from the level conversion circuit 400 is input to the gate of the ~~n-MOS~~ NMOS transistor NM1 via a signal line 30. A gate signal is input to a gate of the ~~p-MOS~~ PMOS transistor PM1 via a signal line 40.

Please amend page 11, paragraph 2 as follows:

The voltage boost circuit 300 is connected to the inverter 500 and includes a capacitive element C1 where an inverted gate signal, being output from the inverter 500, is input. The capacitive element C1 is connected to the cathode of a diode D1. Power supply voltage VDD is input to the anode of the diode D1 and its cathode is connected to a drain of a ~~p-MOS~~ PMOS transistor PM2. Power supply voltage VDD is

input to a source of the ~~p-MOS~~ PMOS transistor PM2. A signal output from the comparator circuit 200 is input to a gate of the ~~p-MOS~~ PMOS transistor PM2 via a signal line 60. A signal output from the drain of the ~~p-MOS~~ PMOS transistor PM2 is input to the level conversion circuit 400 via a signal line 70.

Please amend page 12, paragraph 3 as follows:

In the analog switch circuit 1 according to an embodiment of the present invention, by changing the potential of a gate signal from the H level to the L level, the ~~p~~ MOS PMOS transistor PM1 is turned on and the ~~n-MOS~~ NMOS transistor NM1 is turned on. As a result, there is continuity between the signal lines 10 and 20. That is to say, the switch is in the ON state.

Please amend page 12, paragraph 5 as follows:

If input potential V_i is lower than reference potential, the potential of the signal line 60, being output from the comparator circuit 200, changes to the L level, the ~~p-MOS~~ PMOS transistor PM2 turns on, and the potential of the signal line 70 is power supply voltage VDD. Therefore, the H level of the potential of the signal line 30, being output from the level conversion circuit 400, corresponds to VDD.

Please amend page 13, paragraph 1 as follows:

Input potential V_i is lower than reference potential ($V_{DD}/4$). Therefore, even if the H level of the signal line 30 corresponds to VDD, voltage between the gate and source of the ~~n-MOS~~ NMOS transistor NM1 is higher than $3V_{DD}/4$. As a result, the ON-state resistance of the ~~n-MOS~~ NMOS transistor NM1 is low and an increase in time taken to charge load capacitance on the output side is slight. Moreover, voltage

between the gate and source of the ~~n-MOS~~ NMOS transistor NM1 is VDD at the most, so MOS transistor structure will not break down.

Please amend page 13, paragraph 3 as follows:

In this case, the potential of the signal line 60, being output from the comparator circuit 200, changes to the H level and the ~~p-MOS~~ PMOS transistor PM2 turns off. As a result, ~~the potential~~ the potential of the signal line 70 is (VDD-VD1) lower than VDD by VD1, being the forward voltage of the diode D1. If a gate signal is at the H level, output from the inverter 500 is at the L level. Therefore, when a gate signal changes from the H level to the L level, output from the inverter 500 changes from the L level to the H level. Therefore, the potential of the signal line 70 will rise from (VDD-VD1) to VDD. The H level of output from the comparator circuit 200 corresponds to VDD, so the potential of the signal line 70 rises from VDD to about (VDD+VTH) higher than VDD by VTH, being the threshold voltage of the ~~p-MOS~~ PMOS transistor PM2. This boosted potential (VDD+VTH) is supplied to the level conversion circuit 400, so the H level of the signal line 30 is also (VDD+VTH).

Please amend page 14, paragraph 1 as follows:

Therefore, when the input potential V_i of an analog input signal is about $VDD/2$ where the ON-state resistance of the analog switch section 100 will be maximized, voltage between the gate and source of the ~~n-MOS~~ NMOS transistor NM1 is about $VDD/2+VTH$. That is to say, voltage between the gate and source of the ~~n-MOS~~ NMOS transistor NM1 increases by about VTH compared with a case where the potential of the signal line 70 is not boosted. As a result, the ON-state resistance of the analog switch section 100 can be reduced.

Please amend page 14, paragraph 2 as follows:

Moreover, capacitance from the input side of an analog input signal increases only by the input capacitance of the comparator circuit 200. This will not ruin the effect of an increase in operation speed obtained by boosting the potential of the signal line 30, being the gate of the ~~n-MOS~~ NMOS transistor NM1.

Please amend page 14, paragraph 3 as follows:

Furthermore, only if the input potential V_i of an analog input signal is higher than reference potential ($V_{DD}/4$), the H level of the signal line 30 is ($V_{DD}+V_{TH}$). Therefore, voltage between the gate and source of the ~~n-MOS~~ NMOS transistor NM1 is ($3V_{DD}/4+V_{TH}$) at the most. This voltage should be lower than or equal to the breakdown voltage of a MOS transistor. By adjusting reference potential with the value of V_{TH} and the breakdown voltage of a MOS transistor taken into consideration, voltage between the gate and source of the ~~n-MOS~~ NMOS transistor NM1 can be made lower than or equal to the breakdown voltage.

Please amend page 14, paragraph 4 as follows:

In addition, unlike conventional circuits, there is no need to charge the signal line 30, being the gate of the ~~n-MOS~~ NMOS transistor NM1, to the input potential V_i of an analog input signal before boosting the potential of the signal line 30. This saves waiting time for charging the potential of the gate of the ~~n-MOS~~ NMOS transistor NM1 to input potential V_i and therefore enables high-speed operation.

Please amend page 15, paragraph 1 as follows:

As described above, with the analog switch circuit 1 according to the present invention, the problem of there being a need to charge the potential of the gate of an n

~~MOS~~ NMOS transistor included in the analog switch section 100 to the input potential V_i of an analog signal before beginning to boost the potential of a conventional circuit and the problem of an increase in the input capacitance of the analog switch section 100 can be solved and the potential of the gate of the ~~n-MOS~~ NMOS transistor NM1 included in the analog switch section 100 can be boosted. This reduces the ON-state resistance of the ~~n-MOS~~ NMOS transistor NM1 and high-speed operation will be achieved.

Please amend page 15, paragraph 2 as follows:

Only if input potential V_i is higher than reference potential, the potential of the gate of the ~~n-MOS~~ NMOS transistor NM1 included in the analog switch section 100 is boosted. This prevents voltage between the gate and source of the ~~n-MOS~~ NMOS transistor NM1 from exceeding the breakdown voltage. As a result, high-speed operation at low voltage and the observance of a restriction on breakdown voltage regardless of circuit constants or operating conditions are reconciled.

Please amend page 15, paragraph 3 as follows:

The above descriptions have been given with the circuit for boosting the potential of the gate of the ~~n-MOS~~ NMOS transistor NM1 as an example. However, it is a matter of course that a circuit for making the potential of the gate of the ~~p-MOS~~ PMOS transistor PM1 lower than GND can be used in the same way of thinking. In this case, the voltage boost circuit 300 shown in Fig. 1 makes the potential of the gate of the ~~p-MOS~~ PMOS transistor PM1 negative power supply potential or ground potential if input potential V_i is higher than reference potential. The voltage boost circuit 300 makes the

potential of the gate of the ~~p-MOS~~ PMOS transistor PM1 lower than negative power supply potential or ground potential if input potential Vi is lower than reference potential.

Please amend page 16, paragraph 2 as follows:

The level conversion circuit 400 and control over the potential of the signal line 30, being the potential of the gate of the ~~n-MOS~~ NMOS transistor NM1 included in the analog switch section 100 shown in Fig. 1, will be described in detail.

Please amend page 16, paragraph 5 as follows:

Components in Fig. 2 corresponding to those shown in Fig. 1 are marked with the same symbols and descriptions of them will be omitted. Inverters 501, 502, and 503 shown in Fig. 2 correspond to the inverter 500 shown in Fig. 1. Unlike the voltage boost circuit 300 shown in Fig. 1, a voltage boost circuit 300a shown in Fig. 2 includes a ~~p-MOS~~ PMOS transistor PM4. Power supply voltage VDD is input to a source of the ~~p-MOS~~ PMOS transistor PM4. A drain of the ~~p-MOS~~ PMOS transistor PM4 is connected to a point between a capacitive element C1 and a cathode of a diode D1. A gate of the ~~p-MOS~~ PMOS transistor PM4 is connected so that a signal obtained by inverting a gate signal input to a signal line 40 by the inverter 501 will be input there. The level conversion circuit 400 shown in Fig. 1 corresponds to a combination of a level conversion circuit 400a and the inverter 501 shown in Fig. 2. In Fig. 2, a gate signal the potential of which is the same as that of the signal line 40 and a signal obtained by inverting the gate signal by the inverter 501 are input to the level conversion circuit 400a.

Please amend page 17, paragraph 1 as follows:

The level conversion circuit 400a includes a ~~p-MOS~~ PMOS transistor PM3 a source of which is connected to a signal line 70 for supplying output from the voltage boost circuit 300a. A drain of the ~~p-MOS~~ PMOS transistor PM3 is connected to an output signal line 30. The level conversion circuit 400a also includes an ~~n-MOS~~ NMOS transistor NM2 a drain of which is connected to the drain of the ~~p-MOS~~ PMOS transistor PM3. Power supply voltage VDD is applied to a gate of the ~~n-MOS~~ NMOS transistor NM2. The level conversion circuit 400a also includes an ~~n-MOS~~ NMOS transistor NM3 a drain of which is connected to a source of the ~~n-MOS~~ NMOS transistor NM2. A gate signal is input to a gate of the ~~n-MOS~~ NMOS transistor NM3 via the signal line 40. A source of the ~~n-MOS~~ NMOS transistor NM3 is connected to GND. The level conversion circuit 400a also includes a ~~p-MOS~~ PMOS transistor PM5. Power supply voltage VDD is applied to a source of the ~~p-MOS~~ PMOS transistor PM5 and a gate signal inverted by the inverter 501 is input to a gate of the ~~p-MOS~~ PMOS transistor PM5. A gate of the p MOS transistor PM3 is connected to a drain of the ~~p-MOS~~ PMOS transistor PM5. The level conversion circuit 400a also includes an n MOS transistor NM4 a drain of which is connected to a drain of the ~~p-MOS~~ PMOS transistor PM5. A gate signal inverted by the inverter 501 is input to a gate of the ~~n-MOS~~ NMOS transistor NM4. The level conversion circuit 400a also includes an ~~n-MOS~~ NMOS transistor NM5 a drain of which is connected to a source of the ~~n-MOS~~ NMOS transistor NM4. A gate of the ~~n-MOS~~ NMOS transistor NM5 is connected to the drain of the ~~p-MOS~~ PMOS transistor PM5. A source of the ~~n-MOS~~ NMOS transistor NM5 is connected to GND.

Please amend page 18, paragraph 4 as follows:

Input potential V_i is lower than reference potential. Therefore, output from a comparator circuit 200 is at the L level and a ~~p-MOS~~ PMOS transistor PM2 is in the ON state. As a result, the potential of the signal line 70 becomes VDD.

Please amend page 18, paragraph 5 as follows:

When a gate signal is at the H level, a signal line 80 is at the L level. Accordingly, the ~~p-MOS~~ PMOS transistor PM4 is in the ON state and the potential of the signal line 70 becomes VDD regardless of the input potential V_i . When the signal line 80 changes to the L level, the ~~p-MOS~~ PMOS transistor PM5 turns on and the ~~n-MOS~~ NMOS transistor NM4 turns off. Therefore, a signal line 82 changes to the H level. As a result, the ~~p-MOS~~ PMOS transistor PM3 turns off. Moreover, the ~~n-MOS~~ NMOS transistor NM3 is in the ON state, so the potential of the signal line 30 becomes a GND level (0 V).

Please amend page 19, paragraph 1 as follows:

When the potential of the signal line 40 where a gate signal is input changes from the H level to the L level, the signal line 80 changes to the H level and the ~~p-MOS~~ PMOS transistor PM4 turns off. Moreover, when the signal line 80 changes to the H level, the ~~p-MOS~~ PMOS transistor PM5 turns off, the ~~n-MOS~~ NMOS transistor NM4 turns on, and the signal line 82 changes to the L level. As a result, the ~~p-MOS~~ PMOS transistor PM3 turns on. In addition, the ~~n-MOS~~ NMOS transistor NM3 turns off. The ~~p-MOS~~ PMOS transistor PM3 is in the ON state and the potential of the signal line 70 is VDD, so the potential of the signal line 30 becomes VDD.

Please amend page 19, paragraph 3 as follows:

Input potential V_i is higher than reference potential. Therefore, output from the comparator circuit 200 is at the H level and the ~~p-MOS~~ PMOS transistor PM2 is in the OFF state.

Please amend page 19, paragraph 4 as follows:

If a gate signal changes from the H level to the L level, the signal line 80 is at the L level at the initial stage (when the gate signal is at the H level) because there is the inverter 501. The signal line 80 is at the L level, so the ~~p-MOS~~ PMOS transistor PM4 is in the ON state. The potential of the signal line 70 therefore is VDD.

Please amend page 20, paragraph 1 as follows:

When the gate signal changes to the L level, the potential of the signal line 80 is inverted by the inverter 501 to the H level and the ~~p-MOS~~ PMOS transistor PM4 turns off. At the same time the ~~p-MOS~~ PMOS transistor PM5 also turns off and the ~~n-MOS~~ NMOS transistor NM4 turns on. As a result, the potential of the signal line 82 drops to about the threshold voltage V_{TH} of the ~~n-MOS~~ NMOS transistor NM4. When the ~~n-MOS~~ NMOS transistor NM4 turns on, the potential of the signal line 82 becomes equal to that of a signal line 83. This means that diode connection is made at the ~~n-MOS~~ NMOS transistor NM5. The potential of the signal lines 82 and 83 therefore is about V_{TH} higher than GND. The potential of the signal line 82 drops, so the ~~p-MOS~~ PMOS transistor PM3 turns on. The gate signal is at the L level, so the ~~n-MOS~~ NMOS transistor NM3 is in the OFF state. The ~~p-MOS~~ PMOS transistor PM3 turns on, so the potential of the signal line 30, being output, rises to about VDD.

Please amend page 20, paragraph 3 as follows:

A signal line 81 changes to the H level delay time, which occurs in the inverters 502 and 503, after the signal line 80 changes from the L level to the H level. The ~~p~~ MOS PMOS transistors PM2 and PM4 are in the OFF state. Therefore, when the signal line 81 changes from the L level to the H level, the potential of the signal line 70 rises. Potential output from the comparator circuit 200 and the potential of the signal line 80 are VDD. The ~~p~~ MOS PMOS transistor PM3 is in the ON state. Therefore, when the potential of the signal line 70 rises to about $(VDD+V_{TH})$, the potential of the signal line 30 is also boosted to about $(VDD+V_{TH})$, which is higher than VDD.

Please amend page 21, paragraph 2 as follows:

When the potential of the signal lines 30 and 70 has been boosted to about $(VDD+V_{TH})$, the potential of the gates of the ~~p~~ MOS PMOS transistors PM2 and PM4 is VDD, the potential of their sources is $(VDD+V_{TH})$, and the potential of their drains is VDD. Therefore, with the ~~p~~ MOS PMOS transistors PM2 and PM4 voltage between the gate and source and between the drain and source are about V_{TH} at the most.

Please amend page 21, paragraph 3 as follows:

With the ~~p~~ MOS PMOS transistor PM3, the potential of the source is $(VDD+V_{TH})$, the potential of the drain is also $(VDD+V_{TH})$, and the potential of the gate is equal to that of the signal line 82. The potential of the signal line 82 is about V_{TH} , so voltage between the gate and source of the ~~p~~ MOS PMOS transistor PM3 is VDD. Therefore, the potential of the signal lines 30 and 70 can be boosted to $(VDD+V_{TH})$ without applying a too high voltage to the ~~p~~ MOS PMOS transistor PM3.

Please amend page 21, paragraph 4 as follows:

Now, the function of the ~~n-MOS~~ NMOS transistor NM2 will be described. The gate signal is at the L level, so the ~~n-MOS~~ NMOS transistor NM3 is in the OFF state. Therefore, when the potential of the signal lines 30 and 70 is boosted to $(VDD+V_{TH})$, the potential of the signal line 84 will rise. As a result, a too high voltage may be applied to the ~~n-MOS~~ NMOS transistor NM3. If the ~~n-MOS~~ NMOS transistor NM2 is located, the potential of its gate is VDD. As a result, the potential of the signal line 84 rises to $(VDD-V_{TH})$ and then stabilizes at this value. The potential of the drain of the ~~n-MOS~~ NMOS transistor NM3 therefore is also $(VDD-V_{TH})$ and a too high voltage is not applied. The potential of the gate, drain, and source of the ~~n-MOS~~ NMOS transistor NM2 itself are VDD, $(VDD+V_{TH})$, and $(VDD-V_{TH})$ respectively. This means that a too high voltage is not applied to the ~~n-MOS~~ NMOS transistor NM2.

Please amend page 22, paragraph 1 as follows:

As described above, the signal line 70 in the level conversion circuit 400a, the potential of which has been boosted is connected to the source of the ~~p-MOS~~ PMOS transistor PM3, potential corresponding to the L level of the signal line 82 connected to the gate of the ~~p-MOS~~ PMOS transistor PM3 is set to V_{TH} higher than GND, and the n MOS transistor NM2 is located between the ~~n-MOS~~ NMOS transistor NM3 for driving a signal output to the signal line 30 and the signal line 30 to prevent a too high voltage from being applied to the drain of the ~~n-MOS~~ NMOS transistor NM3. As a result, the level conversion circuit 400a for driving the gate of the ~~n-MOS~~ NMOS transistor NM1 in the analog switch section 100 with a boosted voltage can be protected against overvoltage.

Please amend page 23, paragraph 5 as follows:

A signal line 91 is connected to a capacitive element C1 in the voltage boost circuit 300b. A signal transmitted to the signal line 91 is obtained by processing the signal output from the inverter 505 by inverters 506 and 507. The signal is delayed by the inverters 506 and 507. The diode D1 included in the voltage boost circuit 300a in Fig. 2 is not shown in the voltage boost circuit 300b in Fig. 3, but a ~~p-MOS~~ PMOS transistor PM2 and the ~~p-MOS~~ PMOS transistor PM4 are connected in the way shown in Fig. 3 to form pn junctions, which will function the same as the diode D1.

Please amend page 24, paragraph 1 as follows:

The signal obtained by inverting the gate signal on the signal line 40 by the inverter 504 is input to the level conversion circuit 400b via a signal line 93 connected to gates of a ~~p-MOS~~ PMOS transistor PM5 and ~~n-MOS~~ NMOS transistor NM4. This is the same with the level conversion circuit 400a in Fig. 2.

Please amend page 24, paragraph 2 as follows:

The level conversion circuit 400b differs from the level conversion circuit 400a in Fig. 2 in ~~n-MOS~~ NMOS transistors NM6 and NM12. That is to say, a gate of the ~~n-MOS~~ NMOS transistor NM6 is connected to a signal line 94 for transmitting output from an inverter 508 connected to the signal line 41 for transmitting the EN signal. A drain of the n MOS transistor NM6 is connected to a source of the ~~n-MOS~~ NMOS transistor NM4 (a drain of an n MOS transistor NM5) and a source of the ~~n-MOS~~ NMOS transistor NM6 is connected to GND. A gate of the ~~n-MOS~~ NMOS transistor NM12 is connected to a signal line 99 for transmitting a signal obtained by inverting by an inverter 509 connected to a signal line 60 for transmitting output from a comparator circuit 200b. A drain of the ~~n-MOS~~ NMOS transistor NM12 is connected to the source of the ~~n-MOS~~

NMOS transistor NM4 (the drain of the n MOS transistor NM5) and a source of the ~~n~~ MOS NMOS transistor NM12 is connected to GND. The functions and operation of the ~~n~~ MOS NMOS transistors NM6 and NM12 will be described later.

Please amend page 25, paragraph 1 as follows:

Resistors R3 through R6 and a ~~p~~ MOS PMOS transistor PM6 function as a circuit for dividing power supply voltage VDD and generating reference potential to be output to a signal line 50. A gate of the ~~p~~ MOS PMOS transistor PM6 is connected to the output side of the inverter 508 for inputting and inverting the EN signal 41. Power supply voltage VDD is input to a source of the ~~p~~ MOS PMOS transistor PM6 and the resistor R3 is connected to a drain of the ~~p~~ MOS PMOS transistor PM6. The resistors R3 and R4 are connected in series. The same applies to the resistors R4 and R5 and the resistors R5 and R6.

Please amend page 25, paragraph 3 as follows:

~~p~~ MOS PMOS transistors PM7 and PM8, a resistor R2, and an ~~n~~ MOS NMOS transistor NM7 included in the comparator circuit 200b function as a circuit for generating a bias on a differential circuit which functions as a comparator on a signal line 95. The EN signal 41 is input to a gate of the ~~p~~ MOS PMOS transistor PM7, power supply voltage VDD is input to a source of the ~~p~~ MOS PMOS transistor PM7, and a drain of the ~~p~~ MOS PMOS transistor PM7 is connected to a gate of the ~~p~~ MOS PMOS transistor PM8. The gate of the ~~p~~ MOS PMOS transistor PM8 is connected to a drain of the ~~p~~ MOS PMOS transistor PM8. Power supply voltage VDD is input to a source of the ~~p~~ MOS PMOS transistor PM8 and the drain of the ~~p~~ MOS PMOS transistor PM8 is connected to the resistor R2. One end of the resistor R2 is connected to the drain of

the ~~p-MOS~~ PMOS transistor PM8 and the other end of the resistor R2 is connected to a drain of the ~~n-MOS~~ NMOS transistor NM7. The EN signal 41 is input to a gate of the ~~n-MOS~~ NMOS transistor NM7, the drain of the ~~n-MOS~~ NMOS transistor NM7 is connected to the resistor R2, and a source of the ~~n-MOS~~ NMOS transistor NM7 is connected to GND.

Please amend page 26, paragraph 1 as follows:

~~p-MOS~~ PMOS transistors PM9 through PM13 and ~~n-MOS~~ NMOS transistors NM8 through NM11 make up a differential circuit and these MOS transistors and a NAND circuit 511 function as a comparator. A resistor R1 and a capacitive element C2 have the function of filtering an analog signal.

Please amend page 26, paragraph 2 as follows:

A gate of the ~~p-MOS~~ PMOS transistor PM9 is connected to the drain of the ~~p-MOS~~ PMOS transistor PM8, being output from the bias circuit. Power supply voltage VDD is input to a source of the ~~p-MOS~~ PMOS transistor PM9 and a drain of the ~~p-MOS~~ PMOS transistor PM9 is connected to sources of the ~~p-MOS~~ PMOS transistors PM12 and PM13. The EN signal 41 is input to a gate of the ~~p-MOS~~ PMOS transistor PM10, power supply voltage VDD is input to a source of the ~~p-MOS~~ PMOS transistor PM10, and a drain of the ~~p-MOS~~ PMOS transistor PM10 is connected to a drain of the ~~n-MOS~~ NMOS transistor NM11. A gate of the ~~p-MOS~~ PMOS transistor PM11 is connected to the signal line 95 to input output from the bias circuit. Power supply voltage VDD is input to a source of the ~~p-MOS~~ PMOS transistor PM11 and a drain of the ~~p-MOS~~ PMOS transistor PM11 is connected to the drain of the ~~n-MOS~~ NMOS transistor NM11. If reference potential is set to, for example, VDD/4, divided reference potential is taken via

the signal line 50 from a point in Fig. 3 where the resistor R5 and R6 connect, and is input to a gate of the p MOS transistor PM12. A source of the p-MOS PMOS transistor PM12 is connected to the drain of the p-MOS PMOS transistor PM9 and a drain of the p MOS PMOS transistor PM12 is connected to a drain of the n-MOS NMOS transistor NM9. An analog input signal (Vi) is input to a gate of the p-MOS PMOS transistor PM13 from a signal line 10. A source of the p-MOS PMOS transistor PM13 is connected to the drain of the p-MOS PMOS transistor PM9 and a drain of the p-MOS PMOS transistor PM13 is connected to a drain of the n-MOS NMOS transistor NM10. A gate of the n-MOS NMOS transistor NM8 is connected to the output side of the inverter 508 for inverting the EN signal 41, a drain of the n-MOS NMOS transistor NM8 is connected to the drain of the p-MOS PMOS transistor PM12, and a source of the n-MOS NMOS transistor NM8 is connected to GND. A gate of the n-MOS NMOS transistor NM9 is connected to the drain of the p-MOS PMOS transistor PM13, the drain of the n-MOS NMOS transistor NM9 is connected to the drain of the p-MOS PMOS transistor PM12, and a source of the n-MOS NMOS transistor NM9 is connected to GND. A gate and the drain of the n-MOS NMOS transistor NM10 are connected to the drain of the p-MOS PMOS transistor PM13 and a source of the n-MOS NMOS transistor NM10 is connected to GND. A gate of the n-MOS NMOS transistor NM11 is connected to the drain of the p MOS PMOS transistor PM12, the drain of the n-MOS NMOS transistor NM11 is connected to the drains of the p-MOS PMOS transistors PM10 and PM11, and a source of the n-MOS NMOS transistor NM11 is connected to GND. The NAND circuit 511 inputs a signal from the drain of the p-MOS PMOS transistor PM11 and a signal input

from a signal line 42, performs a NAND process on these signals, and outputs a signal to the signal line 60 as comparator output.

Please amend page 28, paragraph 4 as follows:

The potential of the EN signal 41 is at the H level, so the ~~p-MOS~~ PMOS transistor PM7 is in the OFF state and the ~~n-MOS~~ NMOS transistor NM7 is in the ON state. An electric current flows through the resistor R2 and potential corresponding to this electric current is generated on the signal line 95 as bias potential. The phase of a signal on the signal line 94 is reverse to that of the EN signal 41, so the potential of the signal line 94 is at the L level. Therefore, the ~~p-MOS~~ PMOS transistor PM6 is in the ON state, an electric current flows from the resistor R3 to the resistor R6, and the potential of VDD/4 is generated on the signal line 50 as reference potential (if the resistance values of the resistors R3 through R6 are equal). Moreover, the potential of a signal on the signal line 42 is at the H level, so the potential of comparator output generated on the signal line 60 is obtained by inverting a signal on a signal line 97.

Please amend page 29, paragraph 1 as follows:

The ~~p-MOS~~ PMOS transistors PM9 through PM13 and ~~n-MOS~~ NMOS transistors NM8 through NM11 included in the differential circuit compare input potential V_i and the reference potential. If the input potential V_i is higher than the reference potential, then the potential of the signal line 97 changes to the L level. If the input potential V_i is lower than the reference potential, then the potential of the signal line 97 changes to the H level. Therefore, if the input potential V_i is higher than the reference potential, then the potential of the signal line 60 changes to the H level. If the input potential V_i is lower

than the reference potential, then the potential of the signal line 60 changes to the L level.

Please amend page 29, paragraph 2 as follows:

If the input potential V_i is lower than the reference potential, the potential of the signal line 60 changes to the L level. As a result, the ~~p-MOS~~ PMOS transistor PM2 is always in the ON state and the potential of the signal line 70 is VDD. As described in Fig. 2, the potential of the signal line 70 is not boosted.

Please amend page 29, paragraph 3 as follows:

With the circuit shown in Fig. 3, the potential of the signal line 70 is not boosted when the potential of the signal line 60 on which comparator output is generated is at the L level. In this case, the potential of a signal line 83 is set to GND by the ~~n-MOS~~ NMOS transistor NM12. As a result, voltage between the gate and source of the ~~p-MOS~~ PMOS transistor PM3 can be set to VDD and the circuit can operate at a lower voltage.

Please amend page 30, paragraph 1 as follows:

If the potential of the analog signal is higher than the reference potential, the potential of the signal line 60 changes to the H level. As a result, the ~~p-MOS~~ PMOS transistor PM2 turns off. In this case, the potential of the signal line 70 is boosted when a gate signal changes from the H level to the L level.

Please amend page 30, paragraph 2 as follows:

When the gate signal is at the H level, the potential of the signal line 90 is at the L level and the potential of the signal line 70 is set to VDD by the ~~p-MOS~~ PMOS transistor PM4. When the gate signal changes to the L level, the potential of the signal

line 90 changes to the H level because the EN signal 41 is at the H level. As a result, the ~~p-MOS~~ PMOS transistor PM4 turns off and the potential of the signal line 91 also changes from the L level to the H level. This change in the potential of the signal line 91 will be delayed by the inverters 506 and 507. As a result of the potential of the signal line 91 changing from the L level to the H level, the potential of the signal line 70 is boosted to (VDD+VTH).

Please amend page 30, paragraph 3 as follows:

At this time, the ~~n-MOS~~ NMOS transistor NM12 turns off, so the L level of the signal line 82 corresponds to about VTH. Therefore, the circuit in Fig. 3 operates the same as the circuit in Fig. 2.

Please amend page 31, paragraph 4 as follows:

By changing a gate signal from the H level to the L level, the ~~p-MOS~~ PMOS transistor PM1 included in the analog switch section 100 turns on and the potential of the signal line 30 becomes about VDD. Therefore, the ~~n-MOS~~ NMOS transistor NM1 also turns on. At this time, the signal line 20 on the output side begins to be charged and the potential of the signal line 20 begins to rise. Naturally, a circuit for driving the signal line 10 where an analog input signal is input has a finite impedance, so the potential of the signal line 10 drops transiently. As shown in the circuit in Fig. 3, by forming a filter with the resistor R1 and capacitive element C2, the potential of the signal line 98, being input to the differential circuit, will not drop significantly even if the potential of the signal line 10 drops transiently. The potential of the signal line 70 can be boosted unless the potential of the signal line 98 drop below reference potential.

Please amend page 31, paragraph 5 as follows:

On the other hand, with the conventional analog switch circuit 2 shown in Fig. 4, a drop in the potential of the signal line 10 caused by a finite impedance of a circuit for driving the signal line 10 at the initial stage of charging the signal line 20 on the output side has directly led to a drop in the potential of the gate of the ~~n-MOS~~ NMOS transistor NM1.

Please amend page 32, paragraph 3 as follows:

When the EN signal 41 is at the L level, the ~~p-MOS~~ PMOS transistors PM7 and PM10 and the ~~n-MOS~~ NMOS transistor NM8 are in the ON state and the ~~p-MOS~~ PMOS transistor PM6 and the ~~n-MOS~~ NMOS transistor NM7 are in the OFF state. The ~~p-MOS~~ PMOS transistor PM6 is in the OFF state, so an electric current does not flow through the resistors R3 through R6. An electric current does not flow through the resistor R2 either and the potential of the signal line 95 is VDD. An electric current therefore does not flow through the ~~p-MOS~~ PMOS transistors PM9 through PM13 and ~~n-MOS~~ NMOS transistors NM8 through NM11 included in the differential circuit. The ~~n-MOS~~ NMOS transistor NM8 is in the ON state and a signal line 96 is at the L level. As a result, the ~~n-MOS~~ NMOS transistor NM11 is in the OFF state and the ~~p-MOS~~ PMOS transistor PM10 makes the potential of the signal line 97 the H level.

Please amend page 33, paragraph 2 as follows:

The EN signal 41 is at the L level. Therefore, the signal line 92, being output from the NAND circuit 510, is at the H level and the signal lines 90 and 91 are at the L level. The signal lines 90 and 91 will not change from the L level even if a gate signal changes. The signal line 90 is at the L level. As a result, the ~~p-MOS~~ PMOS transistor PM4 is always in the ON state and the potential of the signal line 70 is always VDD.

That is to say, the potential of the signal line 70 is not boosted even if a gate signal changes.

Please amend page 33, paragraph 3 as follows:

Now, the function and operation of the ~~n-MOS~~ NMOS transistor NM6 in which the level conversion circuit 400b shown in Fig. 3 differs from the level conversion circuit 400a shown in Fig. 2 will be described.

Please amend page 33, paragraph 4 as follows:

The EN signal 41 is at the L level and the signal line 94 is at the H level. Therefore, the ~~n-MOS~~ NMOS transistor NM6 is in the ON state and the potential of the signal line 83 is 0 V. If the potential of the signal line 70 is not boosted, there is no need to keep the potential of the signal line 83 at about V_{TH} . As a result, the potential of the signal line 83 can be set to 0 V and voltage between the gate and source of the ~~p-MOS~~ PMOS transistor PM3 can be set to VDD. The circuit therefore can operate at a lower voltage. Furthermore, the potential of the signal lines 90 and 91 does not change and a useless electric current for charging or discharging capacitance does not flow.

Please amend page 35, paragraph 2 as follows:

The above descriptions have been given with the circuit for boosting the potential of the gate of the ~~n-MOS~~ NMOS transistor NM1 as an example. However, it is a matter of course that a circuit for decreasing the potential of the gate of the ~~p-MOS~~ PMOS transistor PM1 below GND can be provided in the same way of thinking. In this case, it is a matter of course that a filter can be located in a comparator section, that a signal line where a signal for invariably making the potential of the gate of the ~~p-MOS~~ PMOS transistor PM1 lower than the potential of negative power supply voltage is input can be

located, or that a signal line where a signal for not making the potential of the gate of the ~~p-MOS~~ PMOS transistor PM1 lower than the potential of negative power supply voltage is input can be located. This is the same with the case of Fig. 3.

Please amend page 35, paragraph 3 as follows:

As has been described in the foregoing, in the present invention, the potential of input to the analog switch and reference potential are compared by the comparator circuit. If the input potential is lower than the reference potential, then the potential of the gate of the ~~n-MOS~~ NMOS transistor included in the analog switch is set to the potential of power supply voltage and is not boosted. This prevents overvoltage from being applied to the ~~n-MOS~~ NMOS transistor. Moreover, if the input potential is higher than the reference potential, then the potential of the gate of the ~~n-MOS~~ NMOS transistor is boosted. This reduces the ON-state resistance of the ~~n-MOS~~ NMOS transistor and enables high-speed operation.

Please amend page 36, paragraph 1 as follows:

Furthermore, an increase in the input capacitance of the analog switch can be restrained to roughly the input capacitance of the comparator circuit and will not exercise a bad influence on high-speed operation. In addition, there is no need to charge the gate of the ~~n-MOS~~ NMOS transistor to input potential before a voltage boost. This also enables high-speed operation.